6800 instruction set (6800 assembler)

Alphabet listing of instructions

| <u>ABA</u> | BGE | <u>BPL</u> | <u>CLV</u> | INC | <u>NEG</u> | <u>SBA</u> | <u>SWI</u> |
|------------|------------|------------|------------|------------|------------|-------------|------------|
| <u>ADC</u> | BGT | <u>BRA</u> | CMP | INS | NOP | <u>SBC</u> | TAB |
| <u>ADD</u> | <u>BHI</u> | <u>BSR</u> | COM | INX | <u>ORA</u> | <u>SEC</u> | TAP |
| AND | BIT | <u>BVC</u> | CPX | JMP | <u>PSH</u> | <u>SE</u> I | TBA |
| ASL | BLE | <u>BVS</u> | DAA | <u>JSR</u> | PUL | <u>SEV</u> | TPA |
| <u>ASR</u> | BLS | <u>CBA</u> | DEC | LDA | ROL | <u>STA</u> | <u>TST</u> |
| BCC | <u>BLT</u> | CLC | DES | LDS | ROR | STS | TSX |
| BCS | <u>BMI</u> | <u>CLI</u> | DEX | <u>LDX</u> | <u>RTI</u> | <u>STX</u> | TXS |
| BEQ | <u>BNE</u> | <u>CLR</u> | EOR | LSR | <u>RTS</u> | <u>SUB</u> | WAI |

Decoding table

| MSB \ LSB | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | А | В | С | D | Е | F |
|-----------|------------------------------|-------------------------------|------------------------------|------------------------------|------------------------------|--------------------------------|------------------------------|------------------------------|---|------------------------------|------------------------------|------------------------------|------------------------------|-----------------------------|------------------------------|------------------------------|
| 0 | | <u>NOP</u> (<u>INH</u>) | | | | | <u>TAP</u> (<u>INH</u>) | <u>TPA</u> (<u>INH</u>) | <u>INX</u> (I <u>NH</u>) | <u>DEX</u> (<u>INH</u>) | <u>CLV</u> (INH) | <u>SEV</u> (<u>INH</u>) | <u>CLC</u> (INH) | <u>SEC</u> (INH) | <u>CLI</u> (<u>INH</u>) | <u>SEI</u> (INH) |
| 1 | <u>SBA</u> (<u>INH</u>) | <u>CBA</u> (<u>INH</u>) | | | | | <u>TAB</u> (<u>INH</u>) | <u>TBA</u> (<u>INH</u>) | | <u>DAA</u> (<u>INH</u>) | | ABA (<u>ACC</u>) | | | | |
| 2 | <u>BRA</u> (<u>REL</u>) | | <u>BHI</u> (<u>REL</u>) | <u>BLS</u> (<u>REL</u>) | <u>BCC</u> (<u>REL</u>) | <u>BCS</u> (<u>REL</u>) | BNE (REL) | <u>BEQ</u> (<u>REL</u>) | BVC (REL) | <u>BVS</u> (<u>REL</u>) | <u>BPL</u> (<u>REL</u>) | <u>BMI</u> (<u>REL</u>) | <u>BGE</u> (<u>REL</u>) | <u>BLT</u> (<u>REL)</u> | BGT (<u>REL</u>) | <u>BLE</u> (<u>REL</u>) |
| 3 | <u>TSX</u> (<u>INH</u>) | INS (INH) | PUL A | PUL B (ACC) | <u>DES</u> (<u>INH</u>) | <u>TXS</u> (<u>INH</u>) | PSH A (ACC) | PSH B (ACC) | | <u>RTS</u> (<u>INH</u>) | | <u>RTI</u> (<u>INH</u>) | | | <u>WAI</u> (<u>INH</u>) | <u>SWI</u> (<u>INH</u>) |
| 4 | NEG A | | | COM A (ACC) | LSR A (ACC) | | ROR A | ASR A | $\frac{\text{ASL A}}{(\underline{\text{ACC}})}$ | ROL A | DEC A | | INC A | TST A (ACC) | | CLR A |
| 5 | NEG B | | | COMB (ACC) | LSR B (ACC) | | ROR B | ASR B (ACC) | ASL B (ACC) | ROL B | DEC B | | INC B (ACC) | TST B (ACC) | | CLR B (ACC) |
| 6 | NEG (IDX) | | | COM (IDX) | LSR (IDX) | | ROR (IDX) | ASR (IDX) | ASL (IDX) | ROL (IDX) | DEC (IDX) | | INC (IDX) | TST (IDX) | JMP (IDX) | CLR (IDX) |
| 7 | NEG (<u>EXT</u>) | | | COM (EXT) | LSR (<u>EXT</u>) | | ROR (EXT) | ASR (<u>EXT</u>) | ASL (EXT) | ROL (EXT) | DEC (EXT) | | INC (EXT) | TST (EXT) | JMP (<u>EXT</u>) | CLR (EXT) |
| 8 | SUB A | | | | | BIT A | LDAA (IMM) | | | | | | | BSR (REL) | <u>LDS</u> (IMM) | |
| 9 | SUB A | | SBC A | | AND A | BIT A (DIR) | LDAA (<u>DIR</u>) | STAA (DIR) | | ADC A | ORAA (<u>DIR)</u> | ADD A | CPX A | | LDS (<u>DIR</u>) | <u>STS</u> (<u>DIR</u>) |
| A | SUB A | | SBC A | | AND A | BIT A | LDAA (IDX) | STA A | | | | | | JSR (IDX) | <u>LDS</u> (<u>IDX</u>) | <u>STS</u> (<u>IDX</u>) |
| В | SUB A | CMPA (EXT) | SBC A | | AND A | BIT A (EXT) | LDAA (EXT) | STA A | EOR A | ADC A | ORAA (<u>EXT</u>) | ADD A | CPX A | JSR (EXT) | LDS (EXT) | STS (EXT) |
| С | SUBB (IMM) | <u>СМРВ</u> (<u>IMM</u>) | <u>SBC B</u> (IMM) | | <u>AND B</u> (IMM) | BIT B | LDAB (IMM) | | EOR B | | | ADD B | | | | |
| D | SUB B | CMP B | SBC B | | AND B | <u>BIT B</u> (<u>DIR</u>) | LDAB (<u>DIR</u>) | STAB (<u>DIR</u>) | EOR B | ADC B | ORAB | ADD B | | | LDX (<u>DIR</u>) | STX (<u>DIR</u>) |
| E | SUB B (IDX) | | SBC B | | AND B | BIT B (IDX) | LDAB (IDX) | STA B | | ADC B | ORAB | ADD B | | | | STX (IDX) |
| F | SUB B | CMP B | SBC B | | AND B | BIT B (EXT) | LDA B (EXT) | STA B (EXT) | EOR B | ADC B | ORA B | ADD B | | | LDX (EXT) | STX (EXT) |

Abbreviations:

6800 Addressing modes:

ACC - Accumulator

In accumulator addressing, either accumulator A or accumulator B is specified. These are 1- byte instructions.

Ex: ABA adds the contetns of accumulators and stores the result in accumulator A

IMM - Immediate

In immediate addressing, operand is located immediately after the opcode in the second byte of the instruction in program memory (except LDS and LDX where the operand is in the second and third bytes of the instruction). These are 2-byte or 3-byte instructions. **Ex: LDAA #\$25** loads the number (25)_H into accumulator A

DIR - Direct

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes of the memory, i.e. locations 0 through 255. Enhanced execution times are achieved by storing data in these locations. These are 2-byte instructions.

Ex: LDAA \$25 loads the contents of the memory address (25)_H into accumulator A

EXT - Extended

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in the memory. These are 3-byte instructions.

Ex: LDAA \$1000 loads the contents of the memory address (1000)_H into accumulator A

IDX - Indexed

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

Ex: LDX #\$1000 or LDAA \$10,X

Initially, LDX #\$1000 instruction loads 1000_{H} to the index register (X) using immediate addressing. Then LDAA \$10,X instruction, using indexed addressing, loads the contents of memory address $(10)_{H} + X = 1010_{H}$ into accumulator A.

INH - Implied (Inherent)

In the implied addressing mode, the instruction gives the address inherently (i.e, stack pointer, index register, etc.). Inherent instructions are used when no operands need to be fetched. These are 1 byte instructions.

Ex: INX increases the contents of the Index register by one. The address information is "inherent" in the instruction itself.

- **INCA** increases the contents of the accumulator A by one.
- DECB decreases the contents of the accumulator B by one.

REL - Relative

The relative addressing mode is used with most of the branching instructions on the 6802 microprocessor. The first byte of the instruction is the opcode. The second byte of the instruction is called the *offset*. The offset is interpreted as a *signed 7-bit number*. If the MSB (most significant bit) of the offset is 0, the number is positive, which indicates a forward branch. If the MSB of the offset is 1, the number is negative, which indicates a backward branch. This allows the user to address data in a range of -126 to +129 bytes of the present instruction. These are 2-byte instructions. **Ex:**

PC Hex Label Instruction

0009 2004 BRA OFH

The registers:

- A,B Accumulator
- X Index register
- PC Program Counter
- SP Stack Pointer
- SR Status register

Statuses shown:

- C Carry status
- Z Zero status
- S Sign status
- 0 Overflow status
- I Interrupt Mask status
- Ac Auxiliary Carry status

Symbols in the STATUSES column:

- (blank) operation does not affect status
- x operation affects status
- 0 flag is cleared by the operation
- 1 flag is set by the operation
- data8 8-bit immediate data
- data16 16-bit immediate data
- addr8 8-bit direct address
- addr16 16-bit extended address
- disp 8-bit signed address displacement
- (HI) bits 15-8 from 16bit value
- (LO) bits 7-0 from 16bit value
- [...] content of ...
- [[...]] implied addressing (content of [content of ...])
- A Logical AND
- v Logical OR
- ⊻ Logical Exclusive-OR
- ← Data is transferred in the direction of the arrow

| MNEMO | SYNTAX | MODE | BYTES | CODE | CYCLES | С | z | s | 0 | Ac | Т | SYMBOLIC OPERATION | DESCRIPTION |
|-------|-----------------------------|------------|-------|------|--------|---|---|---|----------|----|----------|--|---|
| ABA | ABA | <u>ACC</u> | 1 | \$1B | 2 | x | x | x | x | х | - | [<u>A] ← [A] + [B]</u> | Add <u>B</u> to <u>A</u> |
| ADC | ADC <u>A</u> #data8 | IMM | 2 | \$89 | 2 | x | x | х | x | x | - | [<u>A] ← [A]</u> + <u>data8</u> + C | Add contents of Memory + Carry |
| | ADC <u>A addr8</u> | DIR | 2 | \$99 | 3 | | | | | | | [<u>A] ← [A]</u> + [<u>addr8]</u> + C | Flag to Accumulator |
| | ADC <u>A data8,X</u> | <u>IDX</u> | 2 | \$A9 | 5 | | | | | | | [<u>A] ← [A] + [data8 + [X]] + C</u> | |
| | ADC A addr16 | EXT | 3 | \$B9 | 4 | | | | | | | [<u>A] ← [A]</u> + [<u>addr16]</u> + C | |
| | ADC <u>B</u> #data8 | IMM | 2 | \$C9 | 2 | | | | | | | [<u>B] ← [B]</u> + <u>data8</u> + C | |
| | ADC <u>B</u> addr8 | DIR | 2 | \$D9 | 3 | | | | | | | [<u>B] ← [B]</u> + [<u>addr8]</u> + C | |
| | ADC <u>B</u> data8,X | <u>IDX</u> | 2 | \$E9 | 5 | | | | | | | [<u>B] ← [B]</u> + [<u>data8</u> + [X]] + C | |
| | ADC B addr16 | EXT | 3 | \$F9 | 4 | | | | | | | [<u>B] ← [B]</u> + [<u>addr16]</u> + C | |
| ADD | ADD <u>A</u> #data8 | IMM | 2 | \$8B | 2 | x | x | x | x | x | - | [<u>A] ← [A]</u> + <u>data8</u> | Add Memory contents to the |
| | ADD <u>A addr8</u> | DIR | 2 | \$9B | 3 | | | | | | | [<u>A] ← [A]</u> + [<u>addr8]</u> | Accumulator |
| | ADD <u>A data8,X</u> | <u>IDX</u> | 2 | \$AB | 5 | | | | | | | [<u>A] ← [A] + [data8 + [X]]</u> | |
| | ADD A addr16 | <u>EXT</u> | 3 | \$BB | 4 | | | | | | | [<u>A] ← [A]</u> + [<u>addr16]</u> | |
| | ADD <u>B</u> #data8 | IMM | 2 | \$CB | 2 | | | | | | | [<u>B] ← [B]</u> + <u>data8</u> | |
| | ADD <u>B addr8</u> | DIR | 2 | \$DB | 3 | | | | | | | [<u>B] ← [B]</u> + [<u>addr8]</u> | |
| | ADD <u>B</u> data8,X | <u>IDX</u> | 2 | \$EB | 5 | | | | | | | [<u>B] ← [B]</u> + [<u>data8</u> + [<u>X]</u>] | |
| | ADD <u>B addr16</u> | EXT | 3 | \$FB | 4 | | | | | | | [<u>B] ← [B]</u> + [<u>addr16]</u> | |
| AND | AND <u>A</u> # <u>data8</u> | IMM | 2 | \$84 | 2 | - | x | х | 0 | - | - | [<u>A] ← [A] ∧ data8</u> | Memory contents AND the |
| | AND A addr8 | DIR | 2 | \$94 | 3 | | | | | | | [<u>A] ← [A] ∧ [addr8]</u> | Accumulator to the Accumulator |
| | AND <u>A data8,X</u> | IDX | 2 | \$A4 | 5 | | | | | | | $[\underline{A}] \leftarrow [\underline{A}] \land [\underline{data8} + [\underline{X}]]$ | 1 |
| | AND <u>A addr16</u> | EXT | 3 | \$B4 | 4 | | | | | | | [<u>A</u>] ← [<u>A</u>] ∧ [addr16] | - |
| | AND <u>B</u> #data8 | IMM | 2 | \$C4 | 2 | | | | | | | | - |
| | | | | · · | | | | | | | | [<u>B</u>] <u>←</u> [<u>B</u>] <u>∧</u> <u>data8</u> | - |
| | AND <u>B</u> addr8 | DIR | 2 | \$D4 | 3 | | | | | | | [<u>B]</u> ← [<u>B</u>] <u>∧</u> [addr8] | - |
| | AND <u>B</u> data8,X | <u>IDX</u> | 2 | \$E4 | 5 | | | | | | | [<u>B]</u> <u>←</u> [<u>B</u>] <u>∧</u> [<u>data8</u> + [<u>X]</u>] | - |
| | AND B addr16 | EXT | 3 | \$F4 | 4 | | | | | | | [<u>B] ← [B] ∧ [addr16]</u> | |
| ASL | ASL <u>A</u> | <u>ACC</u> | 1 | \$48 | 2 | x | x | х | x | - | - | | Arithmetic Shift Left. Bit 0 is set to |
| | ASL <u>B</u> | <u>ACC</u> | 1 | \$58 | 2 | | | | | | | | 0. |
| | ASL data8,X | <u>IDX</u> | 2 | \$68 | 7 | | | | | | | | |
| | ASL addr16 | EXT | 3 | \$78 | 6 | | | | | | | | |
| ASR | ASR <u>A</u> | <u>ACC</u> | 1 | \$47 | 2 | x | x | х | x | - | - | | Arithmetic Shift Right. Bit 7 stays |
| | ASR <u>B</u> | <u>ACC</u> | 1 | \$57 | 2 | | | | | | | | the same. |
| | ASR <u>data8,X</u> | <u>IDX</u> | 2 | \$67 | 7 | | | | | | | | |
| | ASR addr16 | EXT | 3 | \$77 | 6 | | | | | | | | |
| BCC | BCC disp | <u>REL</u> | 2 | \$24 | 4 | - | - | - | - | - | - | (C == 0) ? | Branch if carry clear |
| BCS | BCS disp | REL | 2 | \$25 | 4 | - | - | - | - | - | - | $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$ $(C == 1)?$ | Branch if carry set |
| 000 | <u>bee <u>aisp</u></u> | | | Ψ20 | - | | | | | | | $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$ | Drahon in Garry Set |
| BEQ | BEQ disp | <u>REL</u> | 2 | \$27 | 4 | - | - | - | - | - | - | (Z == 1)? | Branch if equal to zero |
| BGE | BGE disp | REL | 2 | \$2C | 4 | - | - | - | - | | - | $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$ $(S \ge O == 0) ?$ | Branch if greater than or equal to |
| DOL | DOL <u>disp</u> | | 2 | ΨZO | 7 | - | - | - | - | - | - | $\{(\underline{PC}) \leftarrow [\underline{PC}] + \underline{disp} + 2\}$ | Zero |
| BGT | BGT <u>disp</u> | REL | 2 | \$2E | 4 | - | - | - | - | - | - | (Z ⊻ (S ≚ O) == 0) ? | Branch if greater than zero |
| | | | | | | | | | | | | $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$ | |
| BHI | BHI <u>disp</u> | <u>REL</u> | 2 | \$22 | 4 | - | - | - | - | - | - | $(C \leq Z == 0) ?$ {[PC] \leftarrow [PC] + disp + 2} | Branch if Accumulator contents higher than comparand |
| BIT | BIT <u>A</u> #data8 | IMM | 2 | \$85 | 2 | - | x | x | 0 | - | - | $\{[FC] \leftarrow [FC] + disp + 2\}$ $[A] \land data8$ | Memory contents AND the |
| 2 | BIT <u>A addr8</u> | DIR | 2 | \$95 | 3 | | | ~ | ľ | | | | Accumulator, but only Status |
| | | | | | | | | | | | | $[\underline{A}] \wedge [\underline{addr8}]$ | register is affected. |
| | BIT <u>A data8,X</u> | IDX | 2 | \$A5 | 5 | | | | | | | [<u>A</u>] <u>∧</u> [<u>data8</u> + [X]] | - |
| | BIT <u>A addr16</u> | <u>EXT</u> | 3 | \$B5 | 4 | | | | | | | [<u>A</u>] <u>∧</u> [addr16] | - |
| | BIT <u>B</u> # <u>data8</u> | IMM | 2 | \$C5 | 2 | | | | | | | [<u>B] ∧ data8</u> | - |
| | BIT <u>B</u> addr8 | DIR | 2 | \$D5 | 3 | | | | | | | [<u>B</u>] <u>∧</u> [addr8] | |
| | BIT <u>B data8,X</u> | <u>IDX</u> | 2 | \$E5 | 5 | | | | | | | [<u>B] ∧ [data8</u> + [<u>X]]</u> | |
| | BIT <u>B</u> addr16 | EXT | 3 | \$F5 | 4 | | | | | | | [<u>B]</u> ∧ [addr16] | |
| BLE | BLE <u>disp</u> | <u>REL</u> | 2 | \$2F | 4 | - | - | - | - | - | - | $(Z \leq (S \leq O) == 1) ?$ {[PC] \leftarrow [PC] + disp + 2} | Branch if less than or equal to zero |
| BLS | BLS <u>disp</u> | <u>REL</u> | 2 | \$23 | 4 | - | - | - | - | - | - | $(C \leq Z == 1) ?$ $\{[PC] \leftarrow [PC] + disp + 2\}$ | Branch if Accumulator contents less than or same as comparand |
| BLT | BLT disp | REL | 2 | \$2D | 4 | - | - | - | - | - | - | $(S \le O == 1)$? | Branch if less than zero |
| | | | | | | | _ | | | | | $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$ | |
| | DMI dian | REL | 2 | \$2B | 4 | - | - | - | - | - | - | (S == 1) ? | Branch if minus |
| BMI | BMI <u>disp</u> | | | | | | _ | | <u> </u> | | <u> </u> | $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$ | |

| BSR BVC CBA CCLC CLI CLR CLR CLR CLR CLC CLC CLC CLC CLC CLC | BRA disp BSR disp BVC disp BVC disp CBA CBA CLC CL1 CL1 CLR A CLR A CLR B CLR data8,X | REL REL REL REL INH | 2 2 2 2 1 1 1 | \$20 \$8D \$28 \$29 \$11 \$0C | 4 8 4 4 2 | - - - x | - | - | - | - | - | $\{[PC] \leftarrow [PC] + disp + 2\}$ $[PC] \leftarrow [PC] + disp + 2$ $[[SP]] \leftarrow [PC(LO)],$ $[[SP] - 1] \leftarrow [PC(HI)],$ $[SP] \leftarrow [SP] - 2,$ | Unconditional branch relative to present Program Counter contents. Unconditional branch to subroutine located relative to present Program Counter |
|---|---|--|---------------------------------|--|-----------------------|------------------|---|---|---|---|---|---|--|
| BVC BVS CBA CLC CLI CLR CLV CMP | BVC <u>disp</u> BVS <u>disp</u> CBA CLC CLI CLR <u>A</u> CLR <u>B</u> CLR <u>data8,X</u> | REL REL INH INH INH ACC | 2 2 1 | \$28 \$29 \$11 \$0C | 4 | - | | - | | | - | [[<u>SP]</u> - 1] <u>← [PC(HI)]</u> , | subroutine located relative to |
| BVS CBA CLC CLI CLR CLR CLR CLV CMP I | BVS <u>disp</u> CBA CLC CLI CLI CLR <u>A</u> CLR <u>B</u> CLR <u>data8,X</u> | REL INH INH INH ACC | 2 1 1 | \$29 \$11 \$0C | 4 | - | | | - | | | $[\underline{\text{PC}}] \leftarrow [\underline{\text{PC}}] + \underline{\text{disp}} + 2$ | contents. |
| CBA CLC CLI CLR CLR CLR CLR CLV CLV CMP CLV CMP CLV CMP | CBA CLC CLI CLR <u>A</u> CLR <u>B</u> CLR <u>data8,X</u> | INH INH INH ACC | 1 | \$11 \$0C | | | - | - | | - | - | (O == 0)? $\{[PC] \leftarrow [PC] + disp + 2\}$ | Branch if overflow clear |
| CLC CLI CLR CLR CLR CLV CLV CMP CLV | CLC CLI CLR <u>A</u> CLR <u>B</u> CLR <u>data8,X</u> | INH INH ACC | 1 | \$0C | 2 | x | - | | - | - | - | $(O == 1)?$ $\{[PC] \leftarrow [PC] + disp + 2\}$ | Branch if overflow set |
| CLI CLR CLV CLV | CLI CLR <u>A</u> CLR <u>B</u> CLR <u>data8,X</u> | | | | | | x | x | x | - | - | [<u>A]</u> - [<u>B]</u> | Compare contents of Accumulators <u>A</u> and <u>B</u> . Only the Status register is affected. |
| CLR | CLR <u>A</u> CLR <u>B</u> CLR <u>data8,X</u> | ACC | 1 | | 2 | 0 | - | - | - | - | - | C ← 0 | Clear the Carry Flag |
| CLV CMP | CLR <u>B</u> CLR <u>data8,X</u> | | | \$0E | 2 | - | - | - | - | - | 0 | I <u>←</u> 0 | Clear the Interrupt flag to enable interrupts |
| CLV CMP | CLR <u>B</u> CLR <u>data8,X</u> | | 1 | \$4F | 2 | 0 | 1 | 0 | 0 | - | - | [<u>A]</u> <u>←</u> 0 | Clear the Accumulator |
| CLV CMP | CLR <u>data8,X</u> | ACC | 1 | \$5F | 2 | 1 | · | | | | | [<u>B]</u> ← 0 | |
| CLV CMP | | IDX | 2 | \$6F | 7 | 1 | | | | | | [<u>data8</u> + [X]] ← 0 | Clear the Memory location |
| CMP | CLR addr16 | EXT | 3 | \$7F | 6 | 1 | | | | | | [addr16] ← 0 | _ |
| | CLV | INH | 1 | \$0A | 2 | - | - | - | 0 | - | - | 0 <u>←</u> 0 | Clear the Overflow flag |
| _ | CMP A #data8 | IMM | 2 | \$81 | 2 | x | x | x | x | - | - | [<u>A]</u> - <u>data8</u> | Compare the contents of Memory |
| Г | CMP <u>A addr8</u> | DIR | 2 | \$91 | 3 | 1 | | | | | | [<u>A]</u> - [addr8] | and Accumulator. Only the Status |
| | CMP <u>A data8,X</u> | IDX | 2 | \$A1 | 5 | 1 | | | | | | [<u>A]</u> - [<u>data8</u> + [X]] | register is affected. |
| | CMP A addr16 | EXT | 3 | \$B1 | 4 | | | | | | | [<u>A]</u> - [<u>addr16]</u> | |
| | CMP B #data8 | IMM | 2 | \$C1 | 2 | | | | | | | [<u>B]</u> - <u>data8</u> | |
| | CMP <u>B</u> addr8 | DIR | 2 | \$D1 | 3 | | | | | | | [<u>B]</u> - [<u>addr8]</u> | |
| | CMP <u>B</u> data8,X | <u>IDX</u> | 2 | \$E1 | 5 | | | | | | | [<u>B]</u> - [<u>data8</u> + [<u>X]]</u> | |
| | CMP B addr16 | <u>EXT</u> | 3 | \$F1 | 4 | | | | | | | [<u>B]</u> - [<u>addr16]</u> | |
| COM | COM <u>A</u> | <u>ACC</u> | 1 | \$43 | 2 | 1 | x | х | 0 | - | - | [<u>A] ←</u> \$FF - [<u>A]</u> | Complement the Accumulator |
| | COM <u>B</u> | <u>ACC</u> | 1 | \$53 | 2 | | | | | | | [<u>B] ←</u> \$FF - [<u>B]</u> | |
| | COM <u>data8,X</u> | <u>IDX</u> | 2 | \$63 | 7 | | | | | | | [<u>data8</u> + [X]] <u>←</u> \$FF - [<u>data8</u> + [X]] | Complement the Memory Location |
| | COM addr16 | <u>EXT</u> | 3 | \$73 | 6 | | | | | | | [addr16] <u>←</u> \$FF - [addr16] | |
| CPX | CPX addr8 | <u>DIR</u> | 2 | \$9C | 4 | - | x | x | x | - | - | [<u>X(HI)]</u> - [<u>addr8],</u> [<u>X(LO)]</u> - <u>[addr8</u> + 1] | Compare the contents of Memory to the Index Register \underline{X} |
| | CPX <u>data8,X</u> | <u>IDX</u> | 2 | \$AC | 6 | | | | | | | [<u>X(HI)]</u> - [<u>data8</u> + [X]], [X(LO)] - [<u>data8</u> + [X] + 1] | |
| | CPX # <u>data16</u> | <u>IMM</u> | 3 | \$8C | 3 | | | | | | | [<u>X(HI)]</u> - <u>data16(HI),</u> [X(LO)] - <u>data16(LO)</u> | |
| | CPX addr16 | <u>EXT</u> | 3 | \$BC | 5 | | | | | | | [<u>X(HI)]</u> - [<u>addr16(HI)],</u> [X(LO)] - [addr16(LO)] | |
| DAA | DAA | INH | 1 | \$19 | 2 | x | x | x | х | - | - | | Decimal Adjust Accumulator A |
| | DEC A | ACC | 1 | \$4A | 2 | - | x | x | x | - | - | [<u>A] ← [A]</u> - 1 | Decrement the Accumulator |
| | DEC <u>B</u> | ACC | 1 | \$5A | 2 |] | | | | | | [<u>B]</u> <u>←</u> [<u>B]</u> - 1 | |
| | DEC data8,X | <u>IDX</u> | 2 | \$6A | 7 | | | | | | | [<u>data8</u> + [X]] <u>←</u> [<u>data8</u> + [X]] - 1 | Decrement the Memory Location |
| | DEC addr16 | <u>EXT</u> | 3 | \$7A | 6 | | | | | | | [<u>addr16] ←</u> [addr16] - 1 | |
| DES | DES | INH | 1 | \$34 | 4 | - | - | - | - | - | - | [<u>SP]</u> <u>←</u> [<u>SP]</u> - 1 | Decrement the Stack Pointer |
| DEX | DEX | <u>INH</u> | 1 | \$09 | 4 | - | x | - | - | - | - | [X] <u>←</u> [X] - 1 | Decrement the Index Register \underline{X} |
| EOR | EOR <u>A</u> #data8 | <u>IMM</u> | 2 | \$88 | 2 | - | x | х | 0 | - | - | [<u>A] ← [A] ⊻ data8</u> | Memory contents EXLCLUSIVE |
| | EOR <u>A addr8</u> | DIR | 2 | \$98 | 3 | 1 | | | | | | [<u>A] ← [A] ⊻ [addr8]</u> | OR the Accumulator |
| | EOR <u>A data8,X</u> | IDX | 2 | \$A8 | 5 | 1 | | | | | | $[\underline{A}] \leftarrow [\underline{A}] \leq [\underline{data8} + [\underline{X}]]$ | 1 |
| | EOR <u>A addr16</u> | EXT | 3 | \$B8 | 4 | 1 | | | | | | [A] <u>← [A] ⊻ [addr16]</u> | 1 |
| | EOR B #data8 | IMM | 2 | \$C8 | 2 | 1 | | | | | | [<u>B</u>] ← [<u>B</u>] ≚ <u>data8</u> | 1 |
| - | EOR <u>B</u> addr8 | DIR | 2 | \$D8 | 3 | | | | | | | [B] ← [B] ⊻ [addr8] | |
| - | EOR <u>B</u> data8,X | IDX | 2 | \$E8 | 5 | | | | | | | | |
| | | | | | | | | | | | | $[\underline{B}] \leftarrow [\underline{B}] \underline{\vee} [\underline{data8} + [\underline{X}]]$ | |
| | EOR <u>B</u> addr16 | EXT | 3 | \$F8 | 4 | - | - | - | - | | - | $[\underline{B}] \leftarrow [\underline{B}] \leq [\underline{addr16}]$ | |
| | | ACC | 1 | \$4C | 2 | 1 | x | х | х | - | - | $[\underline{A}] \leftarrow [\underline{A}] + 1$ | Increment the Accumulator |
| | INC <u>B</u> INC <u>data8,X</u> | ACC IDX | 1 2 | \$5C \$6C | 2 7 | | | | | | | $[\underline{B}] \leftarrow [\underline{B}] + 1$ $[\underline{data8} + [\underline{X}]] \leftarrow [\underline{data8} + [\underline{X}]] + 1$ | Increment the Memory Location |
| - | | EVT | 2 | \$70 | 6 | | | | | | | $\frac{1}{\left[\operatorname{oddr}_{1}^{1} \right] + 1}$ | |
| | INC <u>addr16</u> INS | <u>EXT</u> INH | 3 | \$7C \$31 | 6 4 | - | - | - | - | | - | [addr16] ← [addr16] + 1 [<u>SP] ← [SP]</u> + 1 | Increment the Stack Pointer |

| INX | INX | INH | 1 | \$08 | 4 | - | x | - | - | - | - | [X] <u>←</u> [X] + 1 | Increment the Index Register \underline{X} |
|------------|---|--|-----------------------|--|----------------------------|-----|-----|---|---|----------|---|--|--|
| JMP | JMP data8,X | IDX | 2 | \$6E | 4 | - | - | - | - | - | - | $[\underline{PC}] \leftarrow \underline{data8} + [\underline{X}]$ | Jump |
| | JMP addr16 | EXT | 3 | \$7E | 3 | 1 | | | | | | [PC] ← addr16 | 1 |
| JSR | JSR <u>data8,X</u> | IDX | 2 | \$AD | 8 | - | - | - | - | - | - | $\begin{array}{c} [[SP]] \leftarrow [PC(LO)], \\ [[SP] - 1] \leftarrow [PC(HI)], \\ [SP] \leftarrow [SP] - 2, \\ [PC] \leftarrow data8 + [X] \end{array}$ | Jump to Subroutine |
| | JSR <u>addr16</u> | <u>EXT</u> | 3 | \$BD | 9 | | | | | | | $\begin{array}{c} [SP] \leftarrow [PC(LO)], \\ [SP] \leftarrow [SP] - 2, \\ [PC] \leftarrow addr16 \end{array}$ | - |
| LDA | LDA <u>A #data8</u> | IMM | 2 | \$86 | 2 | - | x | х | 0 | - | - | [<u>A] ← data8</u> | Load Accumulator from Memory |
| | LDA A addr8 | DIR | 2 | \$96 | 3 | 1 | | | | | | [<u>A] ← [addr8]</u> | |
| | LDA <u>A data8,X</u> | IDX | 2 | \$A6 | 5 | 1 | | | | | | [<u>A] ← [data8 + [X]]</u> | - |
| | LDA A addr16 | <u>EXT</u> | 3 | \$B6 | 4 | | | | | | | [<u>A] ← [addr16]</u> |] |
| | LDA <u>B</u> #data8 | IMM | 2 | \$C6 | 2 | | | | | | | [<u>B] ← data8</u> |] |
| | LDA <u>B</u> addr8 | DIR | 2 | \$D6 | 3 | | | | | | | [<u>B] ← [addr8]</u> | |
| | LDA <u>B</u> data8,X | <u>IDX</u> | 2 | \$E6 | 5 | | | | | | | [<u>B] ← [data8</u> + [X]] | |
| | LDA <u>B</u> addr16 | <u>EXT</u> | 3 | \$F6 | 4 | | | | | | | [<u>B] ← [addr16]</u> | |
| LDS | LDS <u>addr8</u> | DIR | 2 | \$9E | 4 | - | x | х | 0 | - | - | [<u>SP(HI)] ← [addr8],</u> [<u>SP(LO)] ← [addr8</u> + 1] | Load the Stack Pointer |
| | LDS <u>data8,X</u> | <u>IDX</u> | 2 | \$AE | 6 | | | | | | | [<u>SP(HI)] ← [data8</u> + [X]], [<u>SP(LO)] ← [data8</u> + [X] + 1] | - |
| | LDS # <u>data16</u> | | 3 | \$8E | 3 | | | | | | | $[\underline{SP(HI)}] \leftarrow \underline{data16(HI)},$ $[\underline{SP(LO)}] \leftarrow \underline{data16(LO)}$ | - |
| LDX | LDS <u>addr16</u> | | 3 | \$BE | 5 | | ~ | ~ | 0 | | | $[\underline{SP}(HI)] \leftarrow [\underline{addr16}(HI)],$ $[\underline{SP}(LO)] \leftarrow [\underline{addr16}(LO)]$ | Load the Index Perinter |
| LDX | LDX <u>addr8</u> | <u>DIR</u> IDX | 2 | \$DE | 4 | - | x | x | U | - | - | $\begin{array}{l} \underline{[X(HI)]} \leftarrow \underline{[addr8]}, \\ \underline{[X(LO)]} \leftarrow \underline{[addr8]} + 1] \\ \underline{[X(HI)]} \leftarrow \underline{[data8]} + \underline{[X]}, \end{array}$ | Load the Index Register |
| | LDX #data16 | IMM | 3 | \$CE | 3 | | | | | | | $[\underline{X}(\underline{IO})] \leftarrow [\underline{datab} + [\underline{X}], \\ [\underline{X}(\underline{IO})] \leftarrow [\underline{datab} + [\underline{X}] + 1] \\ [\underline{X}(\underline{HI})] \leftarrow \underline{data16}(\underline{HI}),$ | _ |
| | LDX addr16 | EXT | 3 | \$FE | 5 | | | | | | | $[X(LO)] \leftarrow data16(LO)$ $[X(HI)] \leftarrow [addr16(HI)],$ | - |
| | | | - | · . | - | | | | | | | [X(LO)] ← [addr16(LO)] | |
| LSR | LSR <u>A</u> | <u>ACC</u> | 1 | \$44 | 2 | x | x | 0 | х | - | - | | Logical Shift Right. Bit 7 is set to |
| | LSR <u>B</u> | <u>ACC</u> | 1 | \$54 | 2 | | | | | | | | 0. |
| | LSR data8,X | <u>IDX</u> | 2 | \$64 | 7 | | | | | | | | |
| | LSR addr16 | <u>EXT</u> | 3 | \$74 | 6 | | | | | <u> </u> | | | |
| NEG | NEG <u>A</u> | <u>ACC</u> | 1 | \$40 | 2 | x | x | х | х | - | - | [<u>A</u>] <u>←</u> 0 - [<u>A</u>] | Negate the Accumulator |
| | NEG <u>B</u> | ACC | 1 | \$50 | 2 | | | | | | | [B] <u>←</u> 0 - [B] | |
| | NEG <u>data8,X</u> | | 2 | \$60 | 7 | | | | | | | [<u>data8</u> + [X]] <u>←</u> 0 - [<u>data8</u> + [X]] | Negate the Memory Location |
| | NEG addr16 | EXT | 3 | \$70 | 6 | - | - | _ | | - | - | [addr16] <u>←</u> 0 - [addr16] | No Operation |
| NOP ORA | NOP | <u>INH</u> | 1 | \$01 | 2 | - | - | - | - | - | - | | No Operation |
| URA | ORA <u>A</u> # <u>data8</u> | | 2 | \$8A | 2 | 1 | x | х | 0 | - | - | [<u>A</u>] <u>← [A] ⊻ data8</u> | OR the Accumulator |
| | ORA <u>A addr8</u> | | 2 | \$9A | 3 | | | | | | | [<u>A</u>] <u>←</u> [<u>A</u>] <u>∨</u> [<u>addr8</u>] | |
| | ORA <u>A data8,X</u> | <u>IDX</u> | 2 | \$AA | 5 | | | | | | | [<u>A</u>] <u>←</u> [<u>A</u>] <u>∨</u> [<u>data8</u> + [<u>X</u>]] | - |
| | ORA <u>A addr16</u> | EXT | 3 | \$BA | 4 | | | | | | | [<u>A</u>] <u>←</u> [<u>A</u>] <u>∨</u> [addr16] | |
| | ORA <u>B</u> # <u>data8</u> | IMM | 2 | \$CA | 2 | | | | | | | [<u>B] ← [B] ⊻ data8</u> | - |
| | ORA <u>B</u> addr8 | DIR | 2 | \$DA | 3 | | | | | | | [<u>B] ← [B] ⊻ [addr8]</u> | |
| | ORA <u>B</u> data8,X | <u>IDX</u> | 2 | \$EA | 5 | | | | | | | [<u>B] ← [B] ⊻ [data8 + [X]]</u> | |
| | ORA <u>B</u> addr16 | <u>EXT</u> | 3 | \$FA | 4 | | | | | | | [<u>B] ← [B] ∨ [addr16]</u> | |
| PSH | PSH <u>A</u> | <u>ACC</u> | 1 | \$36 | 4 | - | - | - | - | - | - | $[[\underline{SP}]] \leftarrow [\underline{A}], [\underline{SP}] \leftarrow [\underline{SP}] - 1$ | Push Accumulator onto the Stac |
| | | <u>ACC</u> | 1 | \$37 | 4 | | | | | | | [[<u>SP]] ← [B],</u> [<u>SP] ← [SP]</u> - 1 | |
| | PSH <u>B</u> | | | | | 1 | - 1 | - | - | - | - | $[\underline{SP}] \leftarrow [\underline{SP}] + 1, [\underline{A}] \leftarrow [[\underline{SP}]]$ | Pull Data from Stack to Accumulator |
| | PSH <u>B</u> PUL <u>A</u> | ACC | 1 | \$32 | 4 | 17. | | | | | | | |
| PUL | PUL <u>A</u> PUL <u>B</u> | ACC | 1 | \$33 | 4 | - | | | | | | [<u>SP]</u> <u>←</u> [<u>SP</u>] + 1, [B] <u>←</u> [[<u>SP</u>]] | |
| PUL | PUL <u>A</u> PUL <u>B</u> ROL <u>A</u> | ACC ACC | 1 1 | \$33 \$49 | 4 2 | × | x | x | x | - | - | | Rotate left through Carry. |
| PUL | PUL <u>A</u> PUL <u>B</u> ROL <u>A</u> ROL <u>B</u> | ACC ACC ACC | 1 1 1 | \$33 \$49 \$59 | 4 2 2 | x | x | x | x | - | - | | |
| PUL | PUL <u>A</u> PUL <u>B</u> ROL <u>A</u> ROL <u>B</u> ROL <u>B</u> | ACC ACC ACC IDX | 1 1 1 2 | \$33 \$49 \$59 \$69 | 4 2 2 7 | x | x | x | x | - | - | | |
| PUL | PUL <u>A</u> PUL <u>B</u> ROL <u>A</u> ROL <u>B</u> ROL <u>data8,X</u> ROL <u>addr16</u> | ACC ACC ACC IDX EXT | 1 1 1 2 3 | \$33 \$49 \$59 \$69 \$79 | 4 2 2 7 6 | | | | | | - | | Rotate left through Carry. |
| PUL | PUL <u>A</u> PUL <u>B</u> ROL <u>A</u> ROL <u>B</u> ROL <u>data8,X</u> ROL <u>addr16</u> ROR <u>A</u> | ACC ACC ACC IDX EXT ACC | 1 1 2 3 1 | \$33 \$49 \$59 \$69 \$79 \$46 | 4 2 2 7 6 2 | × | | | x | - | - | | |
| PUL | PUL <u>A</u> PUL <u>B</u> ROL <u>A</u> ROL <u>B</u> ROL <u>data8,X</u> ROL <u>addr16</u> | ACC ACC ACC IDX EXT | 1 1 1 2 3 | \$33 \$49 \$59 \$69 \$79 | 4 2 2 7 6 | - | | | | | - | | Rotate left through Carry. |

| RTI | RTI | <u>INH</u> | 1 | \$3B | 10 | x | x | x | x | x | x | $\begin{split} [SR] &\leftarrow [[SP] + 1], \\ [B] &\leftarrow [[SP] + 2], \\ [A] &\leftarrow [[SP] + 3], \\ [X(HII]] &\leftarrow [[SP] + 4], \\ [X(LO]] &\leftarrow [[SP] + 5], \\ [PC(HII]] &\leftarrow [[SP] + 6], \\ [PC(LO]] &\leftarrow [[SP] + 7], \\ [SP] &\leftarrow [SP] + 7 \end{split}$ | Return from interrupt. Put registers from Stack and increment Stack Pointer. |
|-----|----------------------|------------|---|------|----|---|---|---|---|---|---|--|--|
| RTS | RTS | <u>INH</u> | 1 | \$39 | 5 | - | - | - | - | - | - | $[\underline{PC(HI)}] \leftarrow [[\underline{SP}] + 1],$ $[\underline{PC(LO)}] \leftarrow [[\underline{SP}] + 2],$ $[\underline{SP}] \leftarrow [\underline{SP}] + 2$ | Return from subroutine. Pull <u>PC</u> from top of Stack and increment Stack Pointer. |
| SBA | SBA | <u>INH</u> | 1 | \$10 | 2 | x | x | x | x | - | - | [A] <u>←</u> [A] - [B] | Subtract contents of Accumulator B from those of Accumulator A. |
| SBC | SBC <u>A</u> #data8 | IMM | 2 | \$82 | 2 | x | x | x | x | - | - | [<u>A] ← [A]</u> - <u>data8</u> - C | Subtract Mem and Carry Flag |
| | SBC A addr8 | DIR | 2 | \$92 | 3 | | | | | | | [<u>A] ← [A]</u> - [<u>addr8]</u> - C | from Accumulator |
| | SBC <u>A data8,X</u> | <u>IDX</u> | 2 | \$A2 | 5 | | | | | | | [<u>A] ← [A] - [data8</u> + [X]] - C | _ |
| | SBC A addr16 | EXT | 3 | \$B2 | 4 | | | | | | | [<u>A] ← [A] - [addr16]</u> - C | |
| | SBC B #data8 | IMM | 2 | \$C2 | 2 | | | | | | | [<u>B] ← [B] - data8</u> - C | |
| | SBC <u>B</u> addr8 | DIR | 2 | \$D2 | 3 | | | | | | | [<u>B] ← [B] - [addr8]</u> - C | |
| | SBC <u>B</u> data8,X | <u>IDX</u> | 2 | \$E2 | 5 | | | | | | | [<u>B] ← [B] - [data8</u> + [X]] - C | |
| | SBC B addr16 | EXT | 3 | \$F2 | 4 | | | | | | | [<u>B] ← [B] - [addr16]</u> - C | |
| SEC | SEC | INH | 1 | \$0D | 2 | 1 | - | - | - | - | - | C <u>←</u> 1 | Set the Carry Flag |
| SEI | SEI | <u>INH</u> | 1 | \$0F | 2 | - | - | - | - | - | 1 | I <u>←</u> 1 | Set the Interrupt Flag to disable interrupts |
| SEV | SEV | INH | 1 | \$0B | 2 | - | - | - | 1 | - | - | 0 <u>←</u> 1 | Set the Overflow Flag |
| STA | STA <u>A addr8</u> | DIR | 2 | \$97 | 4 | - | x | x | 0 | - | - | [<u>addr8] ← [A]</u> | Store Accumulator in Memory |
| | STA <u>A data8,X</u> | <u>IDX</u> | 2 | \$A7 | 6 | | | | | | | [<u>data8</u> + [X]] <u>←</u> [A] | |
| | STA <u>A</u> addr16 | EXT | 3 | \$B7 | 5 | | | | | | | [addr16] <u>←</u> [A] | |
| | STA <u>B</u> addr8 | DIR | 2 | \$D7 | 4 | | | | | | | [<u>addr8] ← [B]</u> | |
| | STA <u>B</u> data8,X | <u>IDX</u> | 2 | \$E7 | 6 | | | | | | | [<u>data8</u> + [X]] <u>← [B]</u> | |
| | STA <u>B</u> addr16 | EXT | 3 | \$F7 | 5 | | | | | | | [<u>addr16] ← [B]</u> | |
| STS | STS <u>addr8</u> | DIR | 2 | \$9F | 5 | - | x | x | 0 | - | - | [<u>addr8] ← [SP(HI)],</u> [<u>addr8</u> + 1] <u>← [SP(LO)]</u> | Store the Stack Pointer |
| | STS <u>data8,X</u> | <u>IDX</u> | 2 | \$AF | 7 | | | | | | | [<u>data8</u> + [X]] <u>←</u> [<u>SP(HI)],</u> [<u>data8</u> + [X] + 1] <u>← [SP(LO)]</u> | _ |
| | STS addr16 | <u>EXT</u> | 3 | \$BF | 6 | | | | | | | [<u>addr16(HI)] ← [SP(HI)],</u> [<u>addr16(LO)] ← [SP(LO)]</u> | |
| STX | STX addr8 | DIR | 2 | \$DF | 5 | - | x | x | 0 | - | - | [<u>addr8] ← [X(HI)],</u> [<u>addr8</u> + 1] <u>← [X(LO)]</u> | Store the Index Register \underline{X} |
| | STX <u>data8,X</u> | <u>IDX</u> | 2 | \$EF | 7 | | | | | | | [<u>data8</u> + [X]] <u>← [X(HI)],</u> [<u>data8</u> + [X] + 1] <u>← [X(LO)]</u> | _ |
| | STX addr16 | <u>EXT</u> | 3 | \$FF | 6 | | | | | | | [<u>addr16(HI)]</u> | |
| SUB | SUB <u>A</u> #data8 | IMM | 2 | \$80 | 2 | x | x | x | x | - | - | [<u>A] ← [A]</u> - <u>data8</u> | Subtract Memory contents from |
| | SUB <u>A addr8</u> | DIR | 2 | \$90 | 3 | | | | | | | [<u>A] ← [A] - [addr8]</u> | Accumulator |
| | SUB <u>A data8,X</u> | <u>IDX</u> | 2 | \$A0 | 5 | | | | | | | [<u>A] ← [A] - [data8</u> + [<u>X]</u>] | - |
| | SUB A addr16 | <u>EXT</u> | 3 | \$B0 | 4 | - | | | | | | [<u>A] ← [A] - [addr16]</u> | - |
| | SUB <u>B</u> #data8 | IMM | 2 | \$C0 | 2 | - | | | | | | [B] <u>← [B]</u> - <u>data8</u> | - |
| | SUB <u>B</u> addr8 | DIR | 2 | \$D0 | 3 | | | | | | | [<u>B]</u> <u>←</u> [<u>B</u>] - [addr8] | - |
| | SUB <u>B</u> data8,X | <u>IDX</u> | 2 | \$E0 | 5 | | | | | | | [<u>B] ← [B] - [data8</u> + [X]] | - |
| | SUB <u>B</u> addr16 | EXT | 3 | \$F0 | 4 | - | _ | | _ | | - | [<u>B]</u> <u>← [B]</u> - [addr16] | |
| SWI | SWI | <u>INH</u> | 1 | \$3F | 12 | - | - | - | - | - | 1 | $\begin{split} & [[SP]] \leftarrow [PC(LO)], \\ & [[SP] - 1] \leftarrow [PC(H)], \\ & [[SP] - 2] \leftarrow [X(LO)], \\ & [[SP] - 3] \leftarrow [X(H)], \\ & [[SP] - 3] \leftarrow [X(H)], \\ & [[SP] - 5] \leftarrow [B], \\ & [[SP] - 6] \leftarrow [SR], \\ & [[SP] \leftarrow [SP] - 7, \\ & [PC(H)] \leftarrow [\$FFFA], \\ & [PC(LO)] \leftarrow [\$FFFB] \end{split}$ | Software Interrupt: push registers onto Stack, decrement Stack Pointer, and jump to interrupt subroutine. |
| TAB | ТАВ | <u>INH</u> | 1 | \$16 | 2 | - | x | x | 0 | - | - | $[\underline{B}] \leftarrow [\underline{A}]$ | Transfer <u>A</u> to <u>B</u> |
| TAP | TAP | INH | 1 | \$06 | 2 | x | | x | | x | - | [<u>SR]</u> ← [A] | Transfer <u>A</u> to Status Register |
| TBA | ТВА | INH | 1 | \$17 | 2 | - | _ | x | | | - | [<u>A]</u> ← [B] | Transfer <u>B</u> to <u>A</u> |
| TPA | TPA | INH | 1 | \$07 | 2 | - | - | - | - | - | - | [<u>A</u>] ← [<u>SR</u>] | Transfer Status Register to <u>A</u> |
| TST | TST <u>A</u> | ACC | 1 | \$4D | 2 | 0 | x | x | 0 | - | - | [<u>A]</u> - 0 | Test the Accumulator |
| | TST <u>B</u> | ACC | 1 | \$5D | 2 | 1 | | | | | | [<u>B]</u> - 0 | |
| | TST <u>data8,X</u> | IDX | 2 | \$6D | 7 | 1 | | | | | | [<u>data8</u> + [<u>X]]</u> - 0 | Test the Memory Location |
| | TST addr16 | EXT | 3 | \$7D | 6 | | | | | | | [addr16] - 0 | |

| TSX | TSX | <u>INH</u> | 1 | \$30 | 4 | - | - | - | - | - | - | [X] <u>← [SP]</u> + 1 | Move Stack Pointer contents to Index register and increment. |
|-----|-----|------------|---|------|---|---|---|---|---|---|---|--|--|
| TXS | TXS | <u>INH</u> | 1 | \$35 | 4 | - | - | - | - | - | - | [<u>SP</u>] <u>← [X]</u> - 1 | Move Index register contents to Stack Pointer and decrement. |
| WAI | WAI | <u>INH</u> | 1 | \$3E | 9 | - | - | - | - | - | 1 | $\begin{split} & [\underline{(SP]}] \begin{tabular}{lllllllllllllllllllllllllllllllllll$ | Push registers onto Stack, decrement Stack Pointer, end wiat for interrupt. If [I] = 1 when WAI is executed, a non-maskable interrupt is required to exit the Wait state. Otherwise, [I] \leq 1 when the interrupt occurs. |